{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

20115eeM16_2_Homework7

# 20115eeM16_2_Homework7 - UCLA Department of Electrical...

This preview shows pages 1–4. Sign up to view the full content.

UCLA Department of Electrical Engineering EEM16 Fall 2011 Homework 7 Due Dec 1, 2011 (This homework contains 6 problems) Problem 1 Ex 10.6 Determine the function implemented by the network shown in Figure 10.20, and design an equivalent network that uses fewer modules. Problem 2 Ex 10.10 Complete the following table Signed integer (in decimal) Representation (in decimal) Bit-vector a -37 b 205 c 11011 d 9 for a. Two s complement, n = 7 bits b. One s complement, n = 8 bits c. Two s complement, n = 5 bits d. Two s complement, n = 8 bits

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Problem 3 Ex 10.12 For the following pairs of 8-bit vectors and representing integers in the two s complement system, obtain the eight-bit vectors and representing and , respectively. Perform the operation directly on the bit-vectors using the two s complement arithmetic unit (Figure 10.12) presented in this chapter. That is, show the values of control signals, , and the bit-vectors at the output of the complementer and at the output of the adder, as well as the conditions ovf , zero and sign.
Verify that you have obtained the correct result.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

### Page1 / 4

20115eeM16_2_Homework7 - UCLA Department of Electrical...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online