M16_2_EEM16_F11_L02

M16_2_EEM16_F11_L02 - EEM16/CSM51A:...

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
EEM16/CSM51A: Logic Design of Digital Systems Lecture #2 Specification of Combinational System Prof. Danijela Cabric Fall 2011
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Agenda ± High Level Specification ± Binary Level Specification ± Representation of signal values by binary variables ± Standard codes ± Switching functions 2
Background image of page 2
System Systems and Signals ± Signals are some value as a function of time ± System transforms input into a desired output Input Signals Output Signals 3 ± Digital Systems ± number of discrete values
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Two Classes of Digital Systems ± Combinational Systems ± Output at time t depends only on the input at time t ± i.e. no memory 4 ± Sequential Systems ± Output at time t depends on the input at time t and also on input at times prior to t ± i.e. system has memory z(t) = F(x(t)) z(t) = F(x(0,t))
Background image of page 4
What is involved in creating a digital system? 5 Implementation Specification Synthesis (Design) Analysis
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
High level and Binary level Specifications ± High level: system is described by a function on finite sets,
Background image of page 6
Image of page 7
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 34

M16_2_EEM16_F11_L02 - EEM16/CSM51A:...

This preview shows document pages 1 - 7. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online