This preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full Document
Unformatted text preview: ‐ vectors ± Obtain a high ‐ level specification of the system ± Network characteristics ± input load factors ± fan ‐ out factors ± delays 14 Obtain Switching Expressions ± Assign names to each connection in the network ± Write switching expressions for each gate output ± Substitute all internal names to obtain external outputs in terms of external input 15 Example Gate Network for Analysis 16 Example (contd) 17 Analysis of Networks with NOT, NAND, and NOR 18 Another Example: A NOR Network 19 Analysis of Characteristics ± Load factor of a network input ± Fan ‐ out factor of a network output ± Size of the networks ± Network (propagation) delay ± Number of levels of a network ± Dynamic characteristics 20 Characteristics of a Family of CMOS Gates 21 Example Network 22 Example (contd.) 23 Network Delay: Longest Path 24 Timing Diagram from Network Analysis 25...
View
Full
Document
This note was uploaded on 04/02/2012 for the course EE EEM16 taught by Professor Cabriv during the Fall '11 term at UCLA.
 Fall '11
 cabriv
 Gate

Click to edit the document details