M16_2_EEM16_F11_L06

# M16_2_EEM16_F11_L06 - EEM16/CSM51A:...

This preview shows pages 1–9. Sign up to view the full content.

EEM16/CSM51A: Logic Design of Digital Systems Lecture #6 Ch 5: Design of Gate Networks Prof. Danijela Cabric Fall 2011

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Ch 5: Design of Combinational Systems: Two Level Gate Networks
Design optimization ± Important real life design criteria ± Delay: the time from inputs changing to new correct stable output ± Size: area taken by the circuit (proxy: # of transistors) ± Other criterion: power, reliability, … 3

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Two Level Networks 4 Two types • AND-OR network: Sum of Products • OR-AND network: Product of Sums • Inputs in complemented and uncomplemented forms
Two level networks with Different Costs for f(x2, x1, x0) = one set(3, 6, 7) 4 5

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Minimal Two Level Networks ± Goal: minimum area minimum # of transistors ± in real life, wires also cost area ± Algebraic definition: fewest # of literals and terms ± Each literal and term translates to a gate input, each of which translates to two transistors ± Inverters ignored 6
Minimal Expressions 7

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Graphical Representation of Switching
This is the end of the preview. Sign up to access the rest of the document.

## This note was uploaded on 04/02/2012 for the course EE EEM16 taught by Professor Cabriv during the Fall '11 term at UCLA.

### Page1 / 19

M16_2_EEM16_F11_L06 - EEM16/CSM51A:...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online