This preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full DocumentThis preview has intentionally blurred sections. Sign up to view the full version.
View Full Document
Unformatted text preview: ± Existing technologies have limitations on the fan ‐ in of gates ± The procedure essentially limited to the single ‐ output case ± The cost criterion of minimizing the number of gates is not adequate for VLSI designs 7 Programmable modules ± Standard (fixed) structure ± Customized (programmed) for a particular functions ± during the last stage of fabrication ± when incorporated into a system ± Flexible use ± More expensive and slower than fixed ‐ function modules 8 Programmable Logic Array ‐ PLA 9 PLAs using MOS transistors 10 Implementation of Switching Functions using PLAs 11 PLA Implementation of BCD ‐ Gray Code Converter 12 PAL: Programmable module with Fixed OR ‐ array 13 Networks with 2 ‐ input Multiplexers 14 Implementation of Switching Functions with Network of MUXes 15 Design of Networks with MUXes 16 Design of Networks with MUXes 17 Example 18...
View
Full Document
 Fall '11
 cabriv
 Gate, Programmable logic array, programmable logic, Prof. Danijela Cabric, Gate Networks, input multiplexers

Click to edit the document details