M16_2_EEM16_F11_L14

M16_2_EEM16_F11_L14 - EEM16/CSM51A:...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
EEM16/CSM51A: Logic Design of Digital Systems Lecture #14 Ch 10: Arithmetic combinational modules and networks Prof. Danijela Cabric Fall 2011
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Agenda ± Specification of adder modules for positive integers ± Half adder and full adder modules ± Carry ripple and carry lookahead adder modules ± Networks of adder modules ± Representation of signed integers: ± 1. sign and magnitude ± 2. two's complement ± 3. ones' complement 2
Background image of page 2
Digital System Architecture: Ex. Computer 3 central processing unit (CPU) instruction unit – instruction fetch and interpretation FSM execution unit – functional units and registers address read/write data Processor Memory System control signals data conditions Data Path Control
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Computer Organization ± Computer design as an application of digital logic design procedures ± Computer = processing unit + memory system ± Processing unit = control + datapath ± Control = finite state machine ± Inputs = machine instruction, datapath conditions
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 21

M16_2_EEM16_F11_L14 - EEM16/CSM51A:...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online