M16_2_EEM16_F11_L16

M16_2_EEM16_F11_L16 - 14 Example: Another Example of Shift...

Info iconThis preview shows pages 1–26. Sign up to view the full content.

View Full Document Right Arrow Icon
EEM16/CSM51A: Logic Design of Digital Systems Lecture #16 Ch 11: Standard Sequential Modules Prof. Danijela Cabric Fall 2011
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Agenda ± Registers ± Shift registers ± Counters 2
Background image of page 2
Registers 3
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Implementation of 4 bit Register 4
Background image of page 4
Timing Behavior 5
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Example Use of Registers 6
Background image of page 6
Implementation using Register 7
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Shift Registers 8
Background image of page 8
Shift Register Control 9
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Types of Unidirectional Shift Registers 10
Background image of page 10
Bidirectional Shift register 11
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Use of Shift Registers 12 Serial Interconnection of Systems
Background image of page 12
Uses of Shift Registers: Bit serial Operations, e.g. Addition 13
Background image of page 13

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Uses of Shift Registers: As State Register for Finite Memory Systems
Background image of page 14
Background image of page 15

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 16
Background image of page 17

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 18
Background image of page 19

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 20
Background image of page 21

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 22
Background image of page 23

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 24
Background image of page 25

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 26
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 14 Example: Another Example of Shift Register as State Register 15 Network of Serial in/Serial out Shift Registers 16 Counters 17 Recall Types of Counters 18 Modulo 4 Ring Counter 19 Modulo 8 Twisted tail Counter 20 Binary Counter with Parallel Input 21 Module 16 Binary Counter with Parallel Input 22 Module k Counter (1 k 16) 23 Modulo 12 Counter 24 a to b Counter (0 a,b 15) 25 1 to 12 Counter 26...
View Full Document

Page1 / 26

M16_2_EEM16_F11_L16 - 14 Example: Another Example of Shift...

This preview shows document pages 1 - 26. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online