This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: 4. Ex. 3.4 Show a CMOS circuit that implement the following function for positive logic: 0 0 0 0 1 1 1 0 0 1 1 0 5. Let ( ) . a. Implement Y using the minimum number of CMOS transistors (PMOS, NMOS); b. Implement Y using CMOS transmission gates and inverters only; c. Implement AND and OR gates using CMOS transmission gates only. 6. Design CMOS circuits to implement the following function: AND-OR-INVERT: ( )...
View Full Document
This note was uploaded on 04/02/2012 for the course EE EEM16 taught by Professor Cabriv during the Fall '11 term at UCLA.
- Fall '11
- Electrical Engineering