{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

M16_2_M16_Discussion4

# M16_2_M16_Discussion4 - number of zeros in the input 4 Use...

This preview shows pages 1–2. Sign up to view the full content.

UCLA Department of Electrical Engineering EEM16 Fall 2011 Discussion4 1. Ex. 4.7 Show that the operation (gate) represented by the switching expression is universal. You can use constants 0 and 1. 2. With the help of Table 1, determine the worst case propagation delay of the network shown in the figure below. (Need to obtain low to high and high to low delays to determine the worst case). Assume that each network output is connected to an input with load factor 1.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
3. Ex. 4.11 Analyze the NAND network shown in the following figure. Obtain a reduced
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: number of zeros in the input. 4. Use a * gate that implements the following logic: X Y X*Y 0 0 1 0 1 1 1 0 0 1 1 1 To implement that gate network of the function: ± ²²²³ ´ µ) ¶ ´ )· ´ µ ´ )· ´ ³· Hint: Simplify first and then draw the gate network. 5. Consider the following functions i. ¸²¹º »º ¼º ½) ± ¾¿²ÀºÁºÂºÃºÄÄºÄÀºÄÅºÄÆ) ii. Ç²¹º »º ¼º ½) ± ¾¿²ÄºÀºÅºÃºÄÄºÄÀ) Use K-maps to minimize the sum of products form and product of sums form for each of the two functions. Write the Boolean expressions that result....
View Full Document

{[ snackBarMessage ]}