This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: signal wire5: std_logic; begin-- Y <= (not A and not B and C) or (B and not C); This line is --- _ commented out wire1 <= not A; wire2 <= not B; wire3 <= not C; wire4 <= wire1 and wire2 and C; wire5 <= B and wire3; Y <= wire4 or wire5; end dataflow; EE264_Sp2008 Page 3...
View Full Document
This note was uploaded on 04/07/2008 for the course EE 264 taught by Professor Khondker during the Spring '08 term at Clarkson University .
- Spring '08