{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

HEF4020B - HEF4020B 14-stage binary counter Rev 8 18...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
1. General description The HEF4020B is a 14-stage binary counter with a clock input (CP ), an overriding asynchronous master reset input (MR) and twelve fully buffered outputs (Q0, and Q3 to Q13). The counter advances on the HIGH to LOW transition of CP . A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of CP . Each counter stage is a static toggle flip-flop. A feature of the device is its high speed (typ. 35 MHz at V DD = 15 V). It operates over a recommended V DD power supply range of 3 V to 15 V referenced to V SS (usually ground). Unused inputs must be connected to V DD , V SS , or another input. 2. Features and benefits High speed operation Fully static operation 5 V, 10 V, and 15 V parametric ratings Standardized symmetrical output characteristics Specified from 40 C to +85 C Complies with JEDEC standard JESD 13-B 3. Ordering information HEF4020B 14-stage binary counter Rev. 8 — 18 November 2011 Product data sheet Table 1. Ordering information All types operate from 40 C to +85 C. Type number Package Name Description Version HEF4020BP DIP16 plastic dual in-line package; 16 leads (300 mil) SOT38-4 HEF4020BT SO16 plastic small outline package; 16 leads; body width 3.9 mm SOT109-1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon