5 v see table 3 2 p 103 vt0 v vdsatv k av2

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: iven below. Assume W/L = 1. Table 1: Parameters for 0. 25 µ m CMOS process with VDD = 2.5 V (see Table 3- 2, p. 103) VT0 (V) VDSAT(V) k’ (A/V2) γ (V0.5) λ (V- 1) NMOS 0.43 0 0.63 115 x 10- 6 0.06 - 6 PMOS - 0.4 0 - 1 - 30 x 10 - 0.1 a) NMOS: V_GS = 2.5 V, V_DS = 2.5 V, PMOS: V_GS = - 0.5 V, V_DS = - 1.25 V b) NMOS: V_GS = 3.3 V, V_DS = 2.2 V, PMOS: V_GS = - 2.5 V, V_DS =...
View Full Document

Ask a homework question - tutors are online