Unformatted text preview: nique for branching on x87 FPU condition codes. Some noncomparison x87 FPU instructions update the condition code flags in the x87 FPU status word. To ensure that the status word is not altered inadvertently, store it immediately following a comparison operation. 8.3.7 Trigonometric Instructions The following instructions perform four common trigonometric functions: FSIN FCOS FSINCOS FPTAN FPATAN Sine Cosine Sine and cosine Tangent Arctangent These instructions operate on the top one or two registers of the x87 FPU register stack and they return their results to the stack. The source operands for the FSIN, FCOS, FSINCOS, and FPTAN instructions must be given in radians; the source operand for the FPATAN instruction is given in rectangular coordinate units. The FSINCOS instruction returns both the sine and the cosine of a source operand value. It operates faster than executing the FSIN and FCOS instructions in succession. The FPATAN instruction computes the arctangent of ST(1) divided by ST(0), returning a result in radians. It is useful for converting rectangular coordinates to polar coordinates. Vol. 1 829 PROGRAMMING WITH THE X87 FPU 8.3.8 Pi When the argument (source operand) of a trigonometric function is within the range of the function, the argument is automatically reduced by the appropriate multiple of 2 through the same reduction mechanism used by the FPREM and FPREM1 instructions. The internal value of that the x87 FPU uses for argument reduction and other computations is as follows: = 0.f 22 where: f = C90FDAA2 2168C234 C (The spaces in the fraction above indicate 32bit boundaries.) This internal value has a 66bit mantissa, which is 2 bits more than is allowed in the significand of an double extendedprecision floatingpoint value. (Since 66 bits is not an even number of hexadecimal digits, two additional zeros have been added to the value so that it can be represented in hexadecimal format. The leastsignificant hexadecimal digit (C) is thus 1100B, where the two leastsignificant bits represent bits 67 and 68 of the mantissa.) This value of has been chosen to guarantee no loss of significance in a source operand, provided the operand is within the specified range for the instruction. If the results of computations that explicitly use are to be used in the FSIN, FCOS, FSINCOS, or FPTAN instructions, the full 66bit fraction of should be used. This insures that the results are consistent with the argumentreduction algorithms that these instructions use. Using a rounded version of can cause inaccuracies in result values, which if propagated through several calculations, might result in meaningless results. A common method of representing the full 66bit fraction of is to separate the value into two numbers (high and low) that when added together give the value for shown earlier in this section with the full 66bit fraction: = high + low For example, the following two values (given in scientific notation with the fraction in hexadecimal and the ex...
View
Full Document
 Winter '11
 Watlins
 X86, Intel corporation, 64bit mode, fpu floatingpoint exception, FPU Control Instructions

Click to edit the document details