# Lab 5 - Jorge D Fernandez ENGRD 230 Lab Report Tuesday...

• Lab Report
• 10

This preview shows pages 1–2. Sign up to view the full content.

Jorge D. Fernandez ENGRD 230 Lab Report Tuesday Section 04/02/2007 Up/Down Counter Lab Report Purpose of the Lab: The purpose of this lab was to gain knowledge and experience with the design, minimization and implementation of sequential circuits. Design Overview The design consisted of four smaller sequential circuits that represented each of the four bits, four d flip-flops and the given inputs and outputs. The four smaller sequential circuits were named nextq0, nextq1, nextq3 and nextq4 with the last one representing the most significant bit. Each of the four sequential circuits was derived and minimized from equations obtained by using truth tables. The designs of each of the four sequential circuits are as followed: Nextq0 This sequential circuit outputted the least significant bit of the up/down counter design. It took the input Mode (with 1 representing counting by 3 and 0 representing counting by one) and inputs QA, QB, QC and QD (with QA representing the least significant bit of the previous output and QD representing the most significant bit). It did not need an Up/down input since it increased and decreased by the same factor on both modes. Each of the five inputs is NANded with the corresponding inputs described in the equation obtained from the truth tables. Only NAND gates are used. The NOT gate was substituted by a NAND gate taking a single input twice and outputting the NOT version of that input. The equation for Mode 0 was QA’+QD*QB+QC*QD. The one for Mode 1 was QD*QB*QC+QA’. Nextq1 This sequential circuit outputted the second least significant bit of the up/down counter design. It took the input Mode (with 1 representing counting by 3 and 0 representing counting by one), input Up/Dow (with 0 representing the down count and 1 representing the up count) and inputs QA, QB, QC and QD (with QA representing the least significant bit of the previous output and QD representing the most significant bit). Each of the five inputs is NANded with the corresponding inputs described in the equation obtained from the truth tables. Only NAND gates are used. The NOT gate was substituted by a NAND gate taking a single input twice and outputting the NOT version of that input. The equation for Mode 0 was Up/Down’*QA*QB*QD’+QA’*QB’*QD’*QC*Up/Down’+ QD*QC’*QB’*QA’*Up/Down’+ QB’*QA*QD’*Up/Down+ QD’*QB*QA’*Up/Down.

This preview has intentionally blurred sections. Sign up to view the full version.

This is the end of the preview. Sign up to access the rest of the document.
• Spring '07
• ALBONESI/LONG
• Qd, Most significant bit, Least significant bit, INPUT VCC

{[ snackBarMessage ]}

### What students are saying

• As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

Kiran Temple University Fox School of Business ‘17, Course Hero Intern

• I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

Dana University of Pennsylvania ‘17, Course Hero Intern

• The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

Jill Tulane University ‘16, Course Hero Intern