lect2 - Lecture 2 MIPS Processor Example Outline Design Partitioning MIPS Processor Example Architecture Microarchitecture Logic Design Circuit Design

lect2 - Lecture 2 MIPS Processor Example Outline Design...

This preview shows page 1 - 12 out of 40 pages.

Lecture 2: MIPS Processor Example
2: MIPS Processor Example2CMOS VLSI DesignCMOS VLSI Design 4th Ed.OutlineDesign PartitioningMIPS Processor Example– Architecture– Microarchitecture– Logic Design– Circuit Design– Physical DesignFabrication, Packaging, Testing
2: MIPS Processor Example3CMOS VLSI DesignCMOS VLSI Design 4th Ed.Activity 2Sketch a stick diagram for a 4-input NOR gate
2: MIPS Processor Example4CMOS VLSI DesignCMOS VLSI Design 4th Ed.Coping with ComplexityHow to design System-on-Chip?– Many millions (even billions!) of transistors– Tens to hundreds of engineersStructured DesignDesign Partitioning
2: MIPS Processor Example5CMOS VLSI DesignCMOS VLSI Design 4th Ed.Structured DesignHierarchy: Divide and Conquer– Recursively system into modulesRegularity– Reuse modules wherever possible– Ex: Standard cell libraryModularity: well-formed interfaces– Allows modules to be treated as black boxesLocality– Physical and temporal
2: MIPS Processor Example6CMOS VLSI DesignCMOS VLSI Design 4th Ed.Design PartitioningArchitecture: User’s perspective, what does it do?– Instruction set, registers– MIPS, x86, Alpha, PIC, ARM, …Microarchitecture– Single cycle, multcycle, pipelined, superscalar?Logic: how are functional blocks constructed– Ripple carry, carry lookahead, carry select addersCircuit: how are transistors used– Complementary CMOS, pass transistors, dominoPhysical: chip layout– Datapaths, memories, random logic
2: MIPS Processor Example7CMOS VLSI DesignCMOS VLSI Design 4th Ed.Gajski Y-Chart
2: MIPS Processor Example8CMOS VLSI DesignCMOS VLSI Design 4th Ed.MIPS ArchitectureExample: subset of MIPS processor architecture– Drawn from Patterson & HennessyMIPS is a 32-bit architecture with 32 registers– Consider 8-bit subset using 8-bit datapath– Only implement 8 registers ($0 - $7)– $0 hardwired to 00000000– 8-bit program counterYou’ll build this processor in the labs– Illustrate the key concepts in VLSI design
2: MIPS Processor Example9CMOS VLSI DesignCMOS VLSI Design 4th Ed.Instruction Set
2: MIPS Processor Example10CMOS VLSI DesignCMOS VLSI Design 4th Ed.Instruction Encoding32-bit instruction encoding– Requires four cycles to fetch on 8-bit datapathformatexampleencodingRIJ0rarbrd0functopoprarbimm66665555551626add $rd, $ra, $rbbeq $ra, $rb, immj destdest
2: MIPS Processor Example11CMOS VLSI DesignCMOS VLSI Design 4th Ed.

  • Left Quote Icon

    Student Picture

  • Left Quote Icon

    Student Picture

  • Left Quote Icon

    Student Picture