Lecture12

Core core core core core core core single core dual

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: ng –  Wireless, loca2on- aware –  Proac2ve (beyond interac2ve) w/ sensors –  Recogni2on/Mining/Synthesis (RMS) –  ??? •  This is your job! 16 Aug 2012 [email protected] 16 Trends •  Moore’s Law for device integra2on 16 Aug 2012 [email protected] [source: Intel] 17 Trends •  Moore’s Law for device integra2on •  Chip power consump2on 16 Aug 2012 [email protected] [source: Intel] 18 Trends •  Moore’s Law for device integra2on •  Chip power consump2on •  Single- thread performance trend 16 Aug 2012 [email protected] [source: Intel] 19 Dynamic Power Pdyn ≈ ∑k CV i∈units i i 2 Ai f •  Sta2c CMOS: current flows when ac2ve –  Combina2onal logic evaluates new inputs –  Flip- flop, latch captures new value (clock edge)‫ ‏‬ •  Terms –  C: capacitance of circuit •  wire length, number and size of transistors –  V: supply voltage –  A: ac2vity factor –  f: frequency •  Future: Fundamentally power- constrained 16 Aug 2012 [email protected] Mul2core Mania •  First, servers –  IBM P...
View Full Document

This note was uploaded on 11/22/2013 for the course EE 717 taught by Professor Virendrasingh during the Fall '13 term at IIT Bombay.

Ask a homework question - tutors are online