On Optimum Switch Box Designs for 2-D FPGAs

On Optimum Switch Box Designs for 2-D FPGAs

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: ial silicon reduction values. In [8] a formal mathematical model of this optimum switch box design problem for arbitrary dimensions has been constructed. It gave a scheme to produce hyper-universal designs with switches for 4-way FPGA switch boxes. In this less than paper, we will further investigate this most common 4-way switch box case, and give new theoretical results followed by extensive experimental justifications. The results seem to be quite attractive. We show that such an optimum switch box can be built with a very low number of additional switches beyond 6W for today’s practical range of low s. If we represent the number of switches of an optimum 4-way switch box with a density of to be , then = 6W for W being 2, 3, or 5; = 6W + 1 for W = 4; 6W + 2, and 6W + 1. For arbitrary large W’s, the bound can be shown to be under . To make an even experimental comparison, we run VPR [15], today’s published best FPGA router, for large benchmarks on the popular Disjoint FPGA switch box structure and our proposed designs. The results are quite encouraging...
View Full Document

This document was uploaded on 12/26/2013.

Ask a homework question - tutors are online