That is if a clock edge arrives at time t0 for the

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 1 tcomb 4 ns Comb_logic2 tcomb 6 ns Suppose that there is 4 ns of clock skew between the left DFF and the middle DFF and 1 ns of clock skew between the middle DFF and the right DFF. That is, if a clock edge arrives at time t=0 for the left DFF, then it arrives at t=4 ns for the middle DFF and t=5 ns for the right DFF. a. What is the minimum contamination delay for the combinational logic blocks (tcomb) that...
View Full Document

This note was uploaded on 01/22/2014 for the course ECE 2300 taught by Professor Long during the Fall '08 term at Cornell University (Engineering School).

Ask a homework question - tutors are online