We can treat this circuit as having four 1bit inputs

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: rry adder and the carry ­lookahead adder? 2. Use XOR gates to build a 5 ­bit parity circuit with minimum propagation delay 3. Design a circuit that multiplies two 2 ­bit inputs, A and B, to produce a 4 ­bit output, OUT, using a decoder and logic gates. We can treat this circuit as having four 1 ­bit inputs (!! , !! , !! , !! ) and four 1 ­bit outputs (!! , !! , !! , !! ). For example, the multiplication 2*3 = 6 would correspond to an input of (!! , !! , !! , !! ) = (1, 0, 1, 1) and the output of the circuit should be (!! , !! , !! , !! ) = (0, 1, 1, 0). The truth table for the circuit is below. A1 A0 B1 B0 O3 O2 O1 O0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0...
View Full Document

Ask a homework question - tutors are online