Final Exam Solutions

A specific type of 1 that treats a normal register as

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: e carried out multiple times on different data, like a vector instruction 2. A specific type of #1 that treats a normal register as a vector of smaller operands, often seen in the media extensions to generalpurpose instruction sets. What kind of parallelism does it exploit? DLP 1 c. What is VLIW? (Just stating what it stands for is not sufficient for full credit.) A VLIW (“very long instruction word”) instruction set packages multiple instructions that can execute at the same time into a single word. What kind of parallelism does it exploit? ILP Does it do so statically (at compile time) or dynamically (at runtime)? Explain. Statically. The compiler is responsible for finding instructions that can execute at the same time; that is, instructions that are independent and which the machine has sufficient hardware to execute at once. d. What are the sources of overhead for context switching (switching between threads...
View Full Document

Ask a homework question - tutors are online