EE536 Lab 1 .1-3

Iii results obtained from vna s11 plot before

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: xtension Port extension is needed to compensate the parasitic delay introduced by elements between the transmission line and the port on the board. III. Results obtained from VNA: - S11 plot before calibration: - S11 plot after 1 calibration under matched load : - S11 plot after calibration under open load : 2 - S11 plot given by the T- line before port extension - - Measurement of T- line delay = 119 ps Calculation of parasitic components: Since Lossless line R=L=0 j = Z 0 ⋅ (− j.1.019) ≈ − jZ 0 wC 1 1 −12 C= = = 3,18 ⋅ 10 F Z 0 ⋅ w Z 0 ⋅ 2π ⋅ f Z in = − - Calculation of length of the T- line at 1GHz frequency: oc Z in = − jZ 0 ⋅ cot an ( βl ) = Z 0 ⋅ (− j.1.019 ) cot an ( β) = 1.019 ⇒ β = 0,776 0.776 ⇒= λ = 0.123λ = 3.7 cm 2π IV. Results obtained from simulation For l=3.7 cm and frequency 1GHz E=89° 3...
View Full Document

Ask a homework question - tutors are online