chapter3-m6-ziavras

G 1st level cache miss to be handled in speculative

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: lation allow only low-cost exceptional events (e.g., 1st-level cache miss) to be handled in speculative mode handled in speculative mode – If expensive exceptional event occurs (e.g., 2nd-level cache miss or TLB miss), processor will wait until ), instr. causing event is no longer speculative S. Ziavras HW Design Considerations for Speculation (3) Speculating through multiple branches simultaneously simultaneously • Complicates process of speculation recovery but has straightforward implementation but has straightforward implementation • More complex: speculate on multiple branches in same clock cycle in same clock cycl...
View Full Document

Ask a homework question - tutors are online