Improving cache performance hardware increased

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: the cache, the cache is direct mapped. "   Many caches implement a compromise in which each entry in main memory can go to any one of N places in the cache, and are described as N- way set associative. Sources of cache misses: the 3C model "   Compulsory: On the first access to a block; the block must be brought into the cache; also called cold start misses, or first reference misses. "   Capacity: Occur because blocks are being discarded from cache because cache cannot contain all blocks needed for program execution (program working set is much larger than cache capacity). "   Conflict: In the case of set associative or direct mapped block placement strategies, conflict misses occur when several blo...
View Full Document

This note was uploaded on 02/12/2014 for the course CS 475 taught by Professor Staff during the Fall '08 term at Colorado State.

Ask a homework question - tutors are online