# 25 ff mn e simulate ga and gt from 1 20 ghz using

This preview shows page 1. Sign up to view the full content.

This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Repeat (d) with Cgd = Input included. What does the result imply? 25 fF + M.N. (e) Simulate Ga and GT from 1 - 20 GHz using small-signal model with Cgd included. (a) Find the maximum stable gain of the ampliﬁer. (b) Design the input and output impedance matching network at 50GHz. (c) Assume the component Q is 10 for inductors, ﬁnd the insertion loss for both PL matching networks. (Hint: Insertion Loss is deﬁned as: IL = Pin .) 2. Consider a two-port blackbox with the following S parameters at 100GHz. S= 0.105777 − 0.651503j 0.052678 + 0.821127j 0.239518 + 0.103915j 0.402274 − 0.512592j (a) Can we make an 100GHz ampliﬁer using this blackbox? If yes, what is the maximum stable gain? If no, what is the insertion loss when driving 50Ω? (b) Find the stability factor. (c) Find the optimal source and load impedance for bi-conjuate match. You may use ADS. 3. For this problem use the full packaged model of the BFG40Wp transistor (see lab #3). You may use ADS or SpectreRF. 3...
View Full Document

## This document was uploaded on 02/14/2014 for the course EE 142 at Berkeley.

Ask a homework question - tutors are online