CPE 151 quiz 10

If a 559 mhz clock is used with a mark s maximum

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: etween flip- flops? 2 Answer: c li. ec s . c s us . edu/ m od/ quiz/ rev iew. php?q=14&at t em pt =26920 1/ 3 11/ 25/ 12 EEE 234/ C pE 151: Quiz 8 - VLSI c loc k ing Incorrect Correct answer: 41 Mark s for this s ubmis s ion: 0/2. 3 Mark s : 2/2 “Clock trees” are used distribute clocks across a VLSI chip in order to : Choose one answer. a. Reduce wire capacitance b. Reduce wire resistance c. None of these d. Equalize wire delays e. Equalize wire lengths Correct Mark s for this s ubmis s ion: 2/2. His tory of Res pons es : # Action Response Time Raw score Grade 1 Grade Equalize wire delays 11:24:40 on 25/11/12 2 2 2 Close&Grade Equalize w ire delays 11:24:53 on 25/11/12 2 2 A clock is routed to a flip- flop through a 242μm long wire which is found to have a delay of 25.5psec. If this same wire continues for another 587.9μm to connect to a Mark s : second flip- flop, what will be the clock skew between the two flip- flops in 0/2 picoseconds? Neglect the input capacitance of the flip- flops. 4 Answer: Incorrect Correct answer: 150.5 Mark s for this s ubmis s ion: 0/2. 5 Mark s : 2/2 Timin...
View Full Document

This test prep was uploaded on 02/16/2014 for the course CPE 151 taught by Professor Heedley during the Fall '08 term at CSU Sacramento.

Ask a homework question - tutors are online