CPE 151 quiz 13

For hold time analysis a positive timing margin means

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: or more than the hold time. Mark s : 1 0/2 Answer: True False Incorrect Mark s for this s ubmis s ion: 0/2. His tory of Res pons es : # Action Raw score Grade True 11:31:26 on 25/11/12 0 0 2 Close&Grade Mark s : 0/2 Time 1 Grade 2 Response True 11:32:56 on 25/11/12 0 0 “Clock trees” are : Choose one answer. a. None of these b. Used to equalize the distances between the clock source and the logic gates using the clocks c. Used to equalize the delays between the clock source and the logic gates using the clocks 1/ 3 11/ 25/ 12 EEE 234/ C pE 151: Quiz 8 - VLSI c loc k ing d. Laid out on a chip in...
View Full Document

Ask a homework question - tutors are online