Clearly draw all the transistors and the applied

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: . Clearly draw all the transistors and the applied clock signals in your diagram. Write your assumptions, if any. c i o g l c i m a n d y n g i s ) u s s t n i o p 0 p a l r e v o k c o l c o 1 [ Page 4 of 10 t e u d n o i t i d n o c - e c a r y n a s d i o v a c t r a P Exam 2 ECE 559 (Fall 2009), Purdue University Consider the edge-triggered register shown below. Clearly and concisely answer the following questions with explanation. Write your assumptions, if any. : s t n i o p 0 2 m e l b o r P 4 [ s t n i o p 0 1 [ t s t s t s n i o p 0 1 [ n i o p 0 1 [ n i o p 0 1 [ D D V A Q K L C K L C D B Page 5 of 10 What are the minimum and maximum voltages possible at the nodes A and B? Determine the set-up time. Determine the propagation delay. Determine the hold time. ) a ) b ) ) c d Exam 2 ECE 559 (Fall 2009), Purdue University Page 6 of 10 Exam 2 ECE 559 (Fall 2009), Purdue University Consider the S...
View Full Document

This note was uploaded on 02/19/2014 for the course ECE 559 taught by Professor Staff during the Fall '08 term at Purdue University-West Lafayette.

Ask a homework question - tutors are online