Q consider a pseudo nmos 2 input nand gate as in the

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: owing VDD = 1 V 2 Kp’ = µpCox = 30e-6 A/V2 Kn’ = µnCox = 60e-6 A/V Vtp = -0.3 V Vtn = 0.3 V. Assume there is no sub threshold current, no body effect, and every transistor has ideal longchannel characteristics. Determine the output voltage (Vout) when the input voltage is i) 0 V ii) 0.2 V iii) 0.3 V iv) 0.4 V v) 0.7 V vi) 1 V. VDD Wp/Lp = 1 Vout Vin Wn/Ln = 2 Page 2 of 2...
View Full Document

This note was uploaded on 02/19/2014 for the course ECE 559 taught by Professor Staff during the Fall '08 term at Purdue University-West Lafayette.

Ask a homework question - tutors are online