E and to confirm your answer use l 300 nm vdd 25 v p

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: depending on different input vector combinations applied to the inputs of the gate. Consider a 2-input NAND gate. Explain for which input combinations, the and the delays occur. g g and N 5 2 c m s n i l l a f m u m i x a m g n i s i n i r l l a m f g u m i x a n i s i r m Perform SPICE simulation with the libraries that you have used in lab, i.e., to confirm your answer. Use L = 300 nm, VDD = 2.5 V. t P 5 2 ) c m c t s r a t P so that the is . Clearly explain the procedure you have followed. Submit the necessary plots showing the trade-off between propagation delays and transistor widths. t u p t u o - o t - t u p n i m u m i x a m s d...
View Full Document

This note was uploaded on 02/19/2014 for the course ECE 559 taught by Professor Staff during the Fall '08 term at Purdue.

Ask a homework question - tutors are online