HW3

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: e increase the widths of the transistors, the corresponding propagation delays get decreased first but if you continue to increase the widths, you will find that the propagation delays get increased eventually. ) a t r a P Explain why does it happen. Perform SPICE simulations for a simple CMOS inverter with the libraries that you have used in lab, i.e., and to confirm your answer. Use L = 300 nm, VDD = 2.5 V. P 5 2 c m s t N 5 2 c m s t ) b t r a P A gate has and propagation delays. Also a gate with more than one input can have different rising and falling propagation delays...
View Full Document

This note was uploaded on 02/19/2014 for the course ECE 559 taught by Professor Staff during the Fall '08 term at Purdue University-West Lafayette.

Ask a homework question - tutors are online