Arm control flow branches use psr to decide if it is

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: on produced an overflow - Compare - cmp r0, r1 - Negated Compare - cmn r0, r1 // Compute r0 – r1 and set PSR; // Compute r0 + r1 and set PSR; 8. ARM Condition Codes - All instructions can have any one of the condition codes after the instruction code, which means it will be executed when such condition holds. - List of Condition Codes: - eq EQual Z...
View Full Document

This document was uploaded on 02/24/2014 for the course EECS 370 at University of Michigan.

Ask a homework question - tutors are online