This preview shows page 1. Sign up to view the full content.
Unformatted text preview: amily Data Sheet.
Altera Corporation University Program Design Laboratory Package User Guide ByteBlaster Parallel Port Download Cable
Designs can be easily and quickly downloaded into the UP 1 Education
Board using the ByteBlaster download cable, which is a hardware
interface to a standard parallel port. This cable channels programming or
configuration data between the MAX+PLUS II software and the UP 1
Education Board. Because design changes are downloaded directly to the
devices on the board, prototyping is easy and multiple design iterations
can be accomplished in quick succession. f
UP 1 Education
Description For more information on the ByteBlaster download cable, go to the
ByteBlaster Parallel Port Download Cable Data Sheet.
The UP 1 Education Board contains the elements described in this section.
Figure 1 shows a block diagram of the UP 1 Education Board. MOUSE JTAG_IN Figure 1. UP 1 Education Board Block Diagram + BOARD C2 TDI TDO RAW
– C19 DEVICE MAX_EXPANSION U5 FLEX_EXPAN_ C R2 R1
DC_IN VGA FLEX_DIGIT CONF_D TCK POWER – DC +
EPC1 P1 ® P2 D5
D6 D14 D3 D11
P8 P10 MAX_SW2
MAX_PB1 MAX_PB2 Altera Corporation JTAG_OUT P6 P9 MAX_SW1 P3
P5 FLEX_SWITCH D15 FLEX_EXPAN_ B D13 D2 EPM7128S EPF10K20 MAX_DIGIT
D9 P7 D1 FLEX_PB1
FLEX_PB2 ® FLEX_EXPAN_ A 3 University Program Design Laboratory Package User Guide DC_IN & RAW Power Input
The DC_IN power input accepts a 2.5 mm × 5.55 mm female connector.
The acceptable DC input is 7 to 12 V DC at a minimum of 250 mA. The
RAW power input consists of two holes for connecting an unregulated
power source. The hole marked with a plus sign (+) is the positive input;
the hole marked with a minus sign (–) is board common. On-Board Voltage Regulator
The on-board voltage regulator, an LM340T, regulates the DC positive
input at 5 V. The DC input consist of two holes for connecting a 5-V DC
regulated power source. The hole marked with a plus sign (+) is the
positive input; the hole marked with a minus sign (–) is...
View Full Document
This document was uploaded on 02/25/2014.
- Spring '14