Homework 3 Solutions

Design a 4 input priority encoder with inputs d0 d1

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: , D2 , and D3 , and outputs A0 , A1 , and V as shown in the following table, but with the truth table representing the case in which input D0 has the highest priority D3 D2 D1 D0 A1 A0 V 0 0 0 0 X X 0 0 0 0 1 0 0 1 and input D3 has the lowest priority. 0 0 1 X 0 1 1 0 1 X X 1 0 1 1 X X X 1 1 1 Solution: 10. (a) (a) Design an 8-to-1-line multiplexer using a 3-to-8-line decoder, 8 2-input AND gates, and an 8-input OR gate. (b) (b) Design an 8-to-1-line multiplexer using two 4-to-1-line multiplexers, and using one 2-to-1-line multiplexer. Solution: 5 11. A combinational circuit is defined by t...
View Full Document

This document was uploaded on 03/01/2014 for the course ECE 25 at UCSD.

Ask a homework question - tutors are online