old-prelim1

6 5 points design a circuit that generates a parity

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: ign a circuit that generates a parity bit for four bits of data. The circuit should have an input called Odd that when high creates odd parity, and when low creates even parity. 6 ECE 2300: Introduction to Digital Logic Design NET ID: ___________ Spring 2010 7. (8 points) Convert the hexadecimal number E591 to binary and to octal. 8. (4 points) Perform the two’s complement addition 0011 + 1111. Assume the result is placed in a 4-bit storage location. 9. (5 points) Consider the decimal operation 16+16 performed in binary using two’s complement addition. What is the minimum number of bits required to avoid overflow? 10. (6 points) Using a D Flip-flop and logic gates, design a flip-flop that loads the value of the Data input into the flip-flop when the Enable input is high, but inverts the output when the Enable input is low. 7...
View Full Document

This test prep was uploaded on 03/02/2014 for the course ECE 2300 taught by Professor Long during the Spring '08 term at Cornell.

Ask a homework question - tutors are online