COM SCI 152 Fall - 1998 Final Exam

COM SCI 152 Fall - 1998 Final Exam - / CS 152B Winter 97...

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 4
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 6
Background image of page 7
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: / CS 152B Winter 97 Final Examination Name: I .L / Name: L __ 1. Describe how did you design your circuit in the first project (vending machine) to convert the value of the finite state machine into a number of quarters, dimes and nickels. Present in detail the most important part of your approach. Name: _i____._____..—— 2. (a) Using the floating number representation from our second project describe in detail how your algorithm adds the following two pairs of numbers: - 5.6 + (—12.13) - (-0.137) + 11.12 2. (b) Propose an algorithm for floating point multiplication. The design should use the same floating point number representation as our second project, the floating point adder. A 5x5 to 6bit integer multiplier is available. Assume additional trivial outputs to the multiplier if needed. Draw a. component—level schematic that corresponds to your algorithm. Name: ,_,_._______.__ 3. Consider the following configuration. The data stream is coming in with clock rate CLKZ, and being divided into two registers and then added at a rate CLKI. The output is the sum of two incoming (4—bit) numbers on the data stream. The rising edge of CLKl comes at exactly at the rising edge of CLK2, but CLK2 is 4 times as fast. The period of CLK2 is 2.0ns. All registers are rising edge triggered, and have negligible setup time. All necessary delays are given. You may assume that the data flow and CLKl are initially synchronized, that is there are no bits being lost due to initial offset between data bit 0 and CLKl. (a) This design won’t function as shown, explain why. Name: (b) Name a single component (there might be more than one) that would make this design function as it should. Name: __ 4. This question is related to FPGAS. (a) What does a Contollable Logic Block (CLB) represents in an FPGA? (b) How CLBs are interconnected? (c) What are the advantages and disadvantages of using FPGAS? (d) Which other predifused chips could be an alternative for FPGAS‘? (8) Discuss pros and cons of FPGAS and programmable ASICS? ...
View Full Document

Page1 / 7

COM SCI 152 Fall - 1998 Final Exam - / CS 152B Winter 97...

This preview shows document pages 1 - 7. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online