Chapter 10 - VHDL Introduction-2x2(1)

Chapter 10 - VHDL Introduction-2x2(1) - VHDL Description of...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
6;4PT8R $# <NTRO7U6T<ON TO V;7? Click the mouse to move to the next page± Use the ESC key to exit this chapter± ±²³± 9+'/ 'JXHWNUYNTS TK &TRGNSFYNTSFQ &NWHZNYX ±²³´ 9+'/ 0TIJQX KTW 0ZQYNUQJ]JWX ±²³µ 9+'/ 0TIZQJX ±²³¶ 6NLSFQX FSI &TSXYFSYX ±²³· $WWF^X ±²³¸ 9+'/ 2UJWFYTWX ±²³¹ 3FHPFLJX FSI /NGWFWNJX ±²³º ,((( 6YFSIFWI /TLNH ±²³» &TRUNQFYNTS FSI 6NRZQFYNTS TK 9+'/ &TIJ 9-)1 )JXHWNUYNTS TK (TRGNSFYNTSFQ (NWHZNYX 6JHYNTS ±²³± ´U³ µ¶·¸µ¶¹º Nj $ 9+'/ ¼9JW^ MNLM XUJJI NSYJLWFYJI HNWHZNYX +FWI\FWJ 'JXHWNUYNTS /FSLZFLJ½ XNLSFQ NX ZXJI YT IJXHWNGJ F XNLSFQ NS F UM^XNHFQ X^XYJR³ Nj 7MJ X^RGTQ Μ!"Μ NX YMJ XNLSFQ FXXNLSRJSY TUJWFYTW \MNHM NSINHFYJX YMFY YMJ [FQZJ HTRUZYJI TS YMJ WNLMY¾MFSI XNIJ NX FXXNLSJI YT YMJ XNLSFQ TS YMJ QJKY XNIJ³ 5QLZWJ ±²³±) Gate Circuit $ JGZGLRU] IJXHWNUYNTS TK YMJ HNWHZNY \MJWJ NY NX FXXZRJI YMFY JFHM LFYJ MFX F ·¾SX UWTUFLFYNTS IJQF^³ 5QLZWJ ±²³±) Gate Circuit :MJS XNRZQFYJI¿ YMJ KNWXY XYFYJRJSY \NQQ GJ J[FQZFYJI FS^ YNRJ $ TW % HMFSLJX¿ FSI YMJ XJHTSI XYFYJRJSY \NQQ GJ J[FQZFYJI FS^ YNRJ & TW ' HMFSLJX³ 6ZUUTXJ YMFY NSNYNFQQ^ $ " ±¿ FSI % " & " ' " ( " ²³ ,K % HMFSLJX YT ± FY YNRJ ²¿ & \NQQ HMFSLJ YT ± FY YNRJ " ·SX³ 7MJS¿ ( \NQQ HMFSLJ YT ± FY YNRJ " ±²SX ³
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
$ XNLSFQ FXXNLSRJSY XYFYJRJSY MFX YMJ KTWR± XNLSFQDSFRJ !" J]UWJXXNTS > FKYJW IJQF^@ %WFHPJYX NSINHFYJ µ FKYJW IJQF^Μ NX TUYNTSFQ² ,K TRNYYJI³ FS NSKNSNYJXNRFQ ∱ ´IJQYF¶ IJQF^ NX FXXZRJI² *N[JS YMJ XYFYJRJSYX± ( !" & TW ' & !" $ FSI % ,K $ " ·¸í³ % " & " ' " ·¹í³ FSI % HMFSLJX YT ·¸í FY YNRJ " ¸³ YMJ XJHTSI XYFYJRJSY J]JHZYJX³ FSI & HMFSLJX YT ·¸í FY YNRJ ¸º∱² 7MJ KNWXY XYFYJRJSY YMJS J]JHZYJX³ FSI ( HMFSLJX YT ·¸í FY YNRJ ¸º»∱² 5QLZWJ ±²³´) Inverter with Feedback ([JS NK F 9+'/ UWTLWFR MFX ST J]UQNHNY QTTUX³ HTSHZWWJSY XYFYJRJSYX RF^ J]JHZYJ WJUJFYJIQ^ FX NK YMJ^ \JWJ NS F QTTU² )FHYTNI± 5NSL 2XHNQQFYTW ³ SJJIX TII SZRGJW TK XYFLJX³ RNSNRZR ¼ 5QLZWJ ±²³µ) Three Gates with a Common Input and Different Delays 5QLZWJ ±²³¶) Array of AND Gates &TRGNSNSL FWWF^X TK INKKJWJSY QJSLYMX
Background image of page 2
.SJWYNFQ )JQF^X 6JHYNTS ±²³± ´U³ µ¶·¸ 9+'/ UWT[NIJX Y\T PNSIX TK IJQF^ RTIJQX ³ NSJWYNFQ IJQF^X FSI YWFSXUTWY IJQF^X± $ XNLSFQ FXXNLSRJSY XYFYJRJSY TK YMJ KTWR XNLSFQDSFRJ !" J]UWJXXNTS FKYJW IJQF^ FXXZRJX FS NSJWYNFQ IJQF^ G^ IJKFZQY± $ IJ[NHJ \NYM FS NSJWYNFQ IJQF^ TK ' YNRJ ZSNYX IJQF^X FS NSUZY XNLSFQ G^ ' MT\J[JW² NSUZY HMFSLJX YMFY THHZW QJXX YMFS ' YNRJ ZSNYX FUFWY FWJ KNQYJWJI TZY FSI IT STY FUUJFW FY YMJ TZYUZY± 7WFSXUTWY )JQF^X $ IJ[NHJ \NYM F YWFSXUTWY ´NIJFQµ IJQF^ TK ' YNRJ ZSNYX IJQF^X FS^ NSUZY XNLSFQ G^ '± 8SQNPJ FS NSJWYNFQ IJQF^² FQQ XNLSFQ HMFSLJX UFXX YMWTZLM \NYMTZY FS^ KNQYJWNSL± 7MJ KTQQT\NSL 9+'/ XYFYJRJSY RTIJQX F YWFSXUTWY IJQF^¶ XNLSFQDSFRJ !" YWFSXUTWY J]UWJXXNTS FKYJW IJQF^ 7MJ PJ^\TWI YWFSXUTWY NX WJVZNWJI TYMJW\NXJ² YMJ IJKFZQY NSJWYNFQ IJQF^ NX FXXZRJI± = · !" YWFSXUTWY ; FKYJW ·¸ SX = ¹ !" ; FKYJW ·¸ SX ºº NSJWYNFQ IJQF^ # $# %# &# '# (# 5QLZWJ ±²³´) ±²to²³ Multiplexer 7MNX XYFYJRJSY J]JHZYJX \MJSJ[JW $² ,¸² TW ,· HMFSLJX±
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
(TSINYNTSFQ 6NLSFQ &XXNLSRJSYX 7MJ LJSJWFQ KTWR TK F HTSINYNTSFQ XNLSFQ FXXNLSRJSY XYFYJRJSY NX XNLSFQDSFRJ !" J]UWJXXNTS±
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 14

Chapter 10 - VHDL Introduction-2x2(1) - VHDL Description of...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online