This preview shows page 1. Sign up to view the full content.
Unformatted text preview: ecial cases and limiting
Test values for both the multiplicand and multiplier should
include 0, maximum values, and smallest nonzero values.
Write VHDL code to test multiplier by supplying sequence of
values for the multiplicand and multiplier.
VHDL code that is written to test another VHDL module is
often referred to as a test bench. Figure 20-3b.
Simulation Results for (13 by 11) Section 20.2 (p. 655) Use a for loop within the test bench code.
Syntax for a VHDL for loop statement is
[loop-label:] for index in range loop
end loop [loop-label];
Index is integer variable defined only within the loop.
Variable must not be explicitly declared; it is automatically
declared by the compiler. Figure 20-4: Test Bench for Multiplier 1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_ARITH.ALL;
4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
5 entity testmult is
6 end testmult;
7 architecture test1 of testmult is
8 component mult4X4
9 port (Clk: in std_logic;
St: in std_logic;
Mplier,Mcand : in std_logic_vector(3 downto 0);
Product: out std_logic_vector (7 downto 0);
Done: out std_logic);
14 end component;
15 constant N: integer := 6;
16 type arr is array(1 to N) of std_logic_vector(3 downto 0);
18 Mcandarr: arr :=...
View Full Document
This document was uploaded on 03/16/2014 for the course EE 316 at University of Texas at Austin.
- Spring '08