83 what is an io device controller explain its role

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: ntext of cache design? Describe two write policies and list their relative advantages and disadvantages. 72. What is memory interleaving? Explain how it helps in improving the overall processing speed of a computer system. 73. Explain how instructions are distributed in different modules of an interleaved memory system. 74. Explain how cache memory and interleaved memory mechanisms can be used together to improve the overall processing speed of a computer system. 75. What is a bus? Why is it required in a computer system? 76. What is meant by bus width? How does it affect the overall speed of a computer system? 77. What are memory buses? How many types of memory buses are there? Describe the role of each type. 78. A wider bus enables faster exchange of data. Discuss. 79. Why is the width of the memory address bus an important parameter for a computer system? 80. How are the width of the memory address bus and the number of memory locations of a computer system co-related? 81. What are I/O buses? How many types of I/O buses are there? Describe the role of each type. 82. List out the similarities and differences among the ISA, EISA and MCA buses. 83. What is an I/O device controller? Explain its role in I/O data transfer. 84. What is meant by the interconnection architecture of a computer system? List out some of the commonly used interconnection architectures. 85. Describe how data transfer takes place in case of unibus interconnection architecture. List out some of the advantages and limitations of this architecture. 86. Describe the busy wait mechanism of data transfer between the CPU and an I/O device in case of dual bus architecture. List out the advantages and limitations of this mechanism. 87. Describe the interrupt mechanism of data transfer between the CPU and an I/O device in case of dual bus architecture. List out the advantages and limitations of this mechanism. 88. Draw the schematic diagram of the DMA interconnection architecture. Describe how data transfer takes place in this case. Explain how thi...
View Full Document

This document was uploaded on 04/07/2014.

Ask a homework question - tutors are online