InClassActivity07-sol

InClassActivity07-sol - SOLUTION Activity #07 Activity 7.1...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
SOLUTION Activity #07 Activity 7.1 The single-cycle MIPS architecture Consider the reduced set of MIPS instructions {lw, sw, add, sub, and, or, slt, beq} a. (5) What minimum set of functions must the ALU need to perform to support this reduced set? b. (5) How many physical registers does a datapath unit need, in order to implement the above instruction set? Answer: 32 c. (5) How many instruction formats are needed to cover this reduced set? d. (5) How many registers can be read simultaneously? How many can be written simultaneously? Answer: Two can be read, one written. e. (5) What is the advantage of using a word offset instead of a byte offset? Answer: It increases the effective range of the offset field by a factor of four. f. (5) Study the table on Page 301 of your textbook. Is this ALU adequate for implementing a datapath unit for the above instruction set? What operations does it perform in response to the control input?
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This homework help was uploaded on 04/08/2008 for the course ECE 562 taught by Professor Zhou during the Fall '07 term at New Hampshire.

Page1 / 2

InClassActivity07-sol - SOLUTION Activity #07 Activity 7.1...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online