InClassActivity15-sol

InClassActivity15-sol - SOLUTION In-Class Activity #15...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Activity 15.1 1. Memory Organization SOLUTION In-Class Activity #15 11/25/07 7:38 PM 1a. What information is held in each entry of the Translation Look-Aside Buffer? Is it SRAM or DRAM? The tag segment of the virtual page number, the physical page number, and the reference and dirty bits. It is SRAM. 1b. What is the advantage of multi-level page tables over single-level page tables? This design slows down memory access because of the extra look up. The impact on speed is minimal because of the low frequency of double page faults. A single-level page table may use up too much primary storage. 1c. Why is the hit rate of a multi-way associative cache typically higher than that of a direct-mapped (1-associative) cache of the same size? Why is the associative cache more expensive? Advantage: Associative caches don’t have to evict recently used blocks because of an index conflict. Several words may share an index. Disadvantage:
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This homework help was uploaded on 04/08/2008 for the course ECE 562 taught by Professor Zhou during the Fall '07 term at New Hampshire.

Page1 / 2

InClassActivity15-sol - SOLUTION In-Class Activity #15...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online