L24 - CS61C Machine Structures Lecture 24 - ALU Design and...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
1 CS61C L24 ALU Wawrzynek, Fall 2007 © UCB 1 10/22/2007 John Wawrzynek (www.cs.berkeley.edu/~johnw) www-inst.eecs.berkeley.edu/~cs61c/ CS61C – Machine Structures Lecture 24 - ALU Design and More Verilog CS61C L24 ALU Wawrzynek, Fall 2007 © UCB 2 Review: Representations for CL Use this diagram and techniques we learned to transform from one to another ° In practice, useful only for small blocks. Cut block into smaller pieces (hierarchy) Rely on Computer Aided Design Tools (logic synthesis). Generate Canonical Form Optimize Logic Equations
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 CS61C L24 ALU Wawrzynek, Fall 2007 © UCB 3 Arithmetic and Logic Unit Most processors contain a special logic block called “Arithmetic and Logic Unit” (ALU) We’ll show you an easy one that does ADD, SUB, bitwise AND, bitwise OR CS61C L24 ALU Wawrzynek, Fall 2007 © UCB 4 One Approach to Simple ALU
Background image of page 2
3 CS61C L24 ALU Wawrzynek, Fall 2007 © UCB 5 Adder/Subtracter Design -- how? Truth-table, then determine canonical form, then minimize and implement. ° Look at breaking the problem down into
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 04/09/2008 for the course CS 61A taught by Professor Harvey during the Spring '08 term at Berkeley.

Page1 / 9

L24 - CS61C Machine Structures Lecture 24 - ALU Design and...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online