PGVIATRACK cutLayer COREOFFSET offset PITCH pitch LEFDEF 58 Language Reference

Pgviatrack cutlayer coreoffset offset pitch pitch

This preview shows page 502 - 506 out of 818 pages.

PGVIATRACK cutLayer COREOFFSET offset PITCH pitch
Image of page 502
LEF/DEF 5.8 Language Reference LEF Syntax May 2017 503 Product Version 5.8 PG Via Track Rule Example The following example is an illustration of the PG via track rule: PROPERTYDEFINITIONS LIBRARY LEF58_PGVIATRACK STRING “ PGVIATRACK VIA1 COREOFFSET 0.15 PITCH 0.2 ; “ ; END PROPERTYDEFINITIONS Figure 1-272 Illustration of the PG Via Track Rule Defines vertical tracks for aligning all the power and ground cell vias on the layer cutLayer of a cell macro with the ALIGNPGVIATOTRACK property. offset specifies the starting coordinate of the track with respect to the origin of the core. pitch specifies the pitch of the tracks. All the power and ground cell vias should be in multiples of pitch such that aligning any one of them to the track is sufficient. Type: Float, specified in microns CORE The cell not only needs to be on the placement site, but the power/ ground VIA1 vias should align to the given via track. 0.2 0.2 0.2 0.2 VIA1 0.15 ...
Image of page 503
LEF/DEF 5.8 Language Reference LEF Syntax May 2017 504 Product Version 5.8 Stack Via Layer Rule You can use a stack via layer rule to define stack via rules on individual layers. These rules are combined to form a stack via rule. You can define a stack via layer rule by using the following PROPERTYDEFINITIONS statement: PROPERTYDEFINITIONS LIBRARY LEF58_STACKVIALAYERRULE STRING “STACKVIALAYERRULE ruleName LAYER cutLayerName CUTCLASS className ROWCOL numCutRows numCutCols [XPITCH xPitch [MAXXPITCH maxXPitch ]] [YPITCH yPitch [MAXYPITCH maxYPitch ]] [BELOWMINLENGTH belowMinLength ] [ABOVEMINLENGTH aboveMinLength ] [MAXCELLEXTENSION extensionPitch ] [OFFGRIDCUT] [MAXXLINEEND maxXLineEnd1 maxXLineEnd2 ] [MAXYLINEEND maxYLineEnd1 maxYLineEnd2 ]; “ ; END PROPERTYDEFINITIONS Where: ABOVEMINLENGTH aboveMinLength Specifies the minimum length of the default width wires on the above metal layer. This construct must be specified with XPITCH and/or YPITCH . Type: Float, specified in microns BELOWMINLENGTH belowMinLength Specifies the minimum length of the default width wires on the below metal layer. This construct must be specified with XPITCH and/or YPITCH . Type: Float, specified in microns MAXCELLEXTENSION extensionPitch
Image of page 504
LEF/DEF 5.8 Language Reference LEF Syntax May 2017 505 Product Version 5.8 Specifies the maximum number of pitch extensionPitch extended from the cell boundary of the pin along both directions from which the stacked vias must be enclosed. By default, the stacked vias must be inside the cell boundary if this construct is not specified. This construct must be specified with XPITCH and/or YPITCH . Type: Integer MAXXLINEEND maxXLineEnd1 maxXLineEnd2 Specifies that the maximum distance of the leftmost or rightmost vertical minimum default width metal wires of the stacked vias to one of the line ends on the other layer must be less than or equal to maxXLineEnd1 and to the other line end must be less than or equal to maxXLineEnd2 .
Image of page 505
Image of page 506

You've reached the end of your free preview.

Want to read all 818 pages?

  • Fall '18

  • Left Quote Icon

    Student Picture

  • Left Quote Icon

    Student Picture

  • Left Quote Icon

    Student Picture

Stuck? We have tutors online 24/7 who can help you get unstuck.
A+ icon
Ask Expert Tutors You can ask You can ask You can ask (will expire )
Answers in as fast as 15 minutes