Thoen and G Goossens CHESS Retargetable code genera tion for embedded DSP

Thoen and g goossens chess retargetable code genera

This preview shows page 16 - 17 out of 17 pages.

Thoen, and G. Goossens, “CHESS: Retargetable code genera- tion for embedded DSP processors,” in Code Generators for Embedded Processors , P. Marwedel and G. Goossens, Eds. Amsterdam: Kluwer, 1995. [70] T. Ly, D. Knapp, R. Miller, and D. MacMillen, “Schedul- ing withing behavioral templates,” in Proc. DAC , 1995, pp. 101–106. [71] S. Liao, K. Keutzer, S. Tjiang, and A. Wang, “Code optimiza- tion techniques for embedded DSP microprocessors,” in DAC Proc. Design Automat. Conf. , 1995, pp. 599–604. [72] Y.-T. Li and S. Malik, “Performance analysis of embedded software using implicit path enumeration,” in Proc. DAC , 1995, pp. 456–461. [73] Y.-T. Li, S. Malik, and A. Wolfe, “Performance estimation of embedded software with instruction cache modeling,” in Proc. ICCAD , Nov. 1995, pp. 380–387. [74] S. Liao, K. Keutzer, K. Keutzer, and S. Tjiang, “Instruction set selection using binate covering for code size optimization,” in Proc. ICCAD , 1995, pp. 393–399. [75] C. Liem, T. May, and P. Paulin, “Instruction-set matching and selection for DSP and ASIP code generation,” in Proc. Europe. Design and Test Conf. , 1994, pp. 31–37. [76] C. L. Liu and J. Layland, “Scheduling algorithms for multipro- gramming in a hard-real-time environment,” J. ACM , vol. 20, pp. 44–61, Jan. 1973. [77] J. Madsen and J. P. Brage, “Codesign analysis of a computer graphics application,” Design Automat. for Embedded Syst. , vol. 1, pp. 121–145, 1996. [78] D. Mange, M. Goeke, D. Madon, A. Stauffer, G. Tempesti, and S. Durand, “Embryonics: A new family of coarse-grained FPGA’s with self-repair and self-reproducing properties,” in Toward Evolvable Hardware , E. Sanchez and M. Tomassini, Eds. Amsterdam: Springer, 1996. [79] P. Marwedel and G. Goossens, Eds., Code Generators for Embedded Processors . Amsterdam: Kluwer, 1995. [80] P. Marwedel, “Tree-based mapping of algorithms to predefined structures,” in Proc. ICCAD , 1993, pp. 586–593. [81] L. Maliniak, “Logic emulator meets the demands of CPU designers,” Electron. Design , Apr. 1993. [82] A. Mok, P. Amerasinghe, M. Chen, and K. Tantisirivat, “Eval- uating tight execution bounds of programs by annotations,” in Proc. 6th IEEE Workshop on Real-Time Operating Syst. and Software , May 1989, pp. 272–279. [83] S. Narayan, F. Vahid, and D. Gajski, “Translating system specifications to VHDL,” in Proc. EDAC , 1991, pp. 390–394. [84] R. Niemann and P. Marwedel, “Hardware/software partition- ing using integer programming,” in Proc. EDTC , 1996, pp. 473–479. [85] S. Note, F. Chattoor, G. Goossens, and H. De Man, “Combined hardware selection and pipelining in high-level performance data-path design,” IEEE Trans. CAD/ICAS , pp. 413–423, Apr. 1992. [86] K. Olukotun, R. Helahel, J. Levitt, and R. Ramirez, “A soft- ware/hardware co-synthesis approach to digital system simula- tion,” IEEE Micro. , vol. 14, no. 4, pp. 48–58, Aug. 1994. [87] C.-Y. Park, “Predicting program execution times by analyzing static and dynamic program paths,” J. Real-Time Syst. , vol. 5, pp. 31–62, Mar. 1993. [88] P. Paulin, G. Goossens, C. Liem, M. Cornero, and F. Nacabal, “Embedded software in real-time signal processing systems: Applications and architecture trends,” Proc. IEEE , this issue, pp. 419–435.

  • Left Quote Icon

    Student Picture

  • Left Quote Icon

    Student Picture

  • Left Quote Icon

    Student Picture