Thoen, and G. Goossens, “CHESS: Retargetable code genera-tion for embedded DSP processors,” inCode Generators forEmbedded Processors, P. Marwedel and G. Goossens, Eds.Amsterdam: Kluwer, 1995. T. Ly, D. Knapp, R. Miller, and D. MacMillen, “Schedul-ing withing behavioral templates,” inProc. DAC, 1995, pp.101–106. S. Liao, K. Keutzer, S. Tjiang, and A. Wang, “Code optimiza-tion techniques for embedded DSP microprocessors,” inDACProc. Design Automat. Conf., 1995, pp. 599–604. Y.-T. Li and S. Malik, “Performance analysis of embeddedsoftware using implicit path enumeration,” inProc. DAC, 1995,pp. 456–461. Y.-T. Li, S. Malik, and A. Wolfe, “Performance estimation ofembedded software with instruction cache modeling,” inProc.ICCAD, Nov. 1995, pp. 380–387. S. Liao, K. Keutzer, K. Keutzer, and S. Tjiang, “Instruction setselection using binate covering for code size optimization,” inProc. ICCAD, 1995, pp. 393–399. C. Liem, T. May, and P. Paulin, “Instruction-set matching andselection for DSP and ASIP code generation,” inProc. Europe.Design and Test Conf., 1994, pp. 31–37. C. L. Liu and J. Layland, “Scheduling algorithms for multipro-gramming in a hard-real-time environment,”J. ACM, vol. 20,pp. 44–61, Jan. 1973. J. Madsen and J. P. Brage, “Codesign analysis of a computergraphics application,”Design Automat. for Embedded Syst., vol.1, pp. 121–145, 1996. D. Mange, M. Goeke, D. Madon, A. Stauffer, G. Tempesti,and S. Durand, “Embryonics: A new family of coarse-grainedFPGA’s with self-repair and self-reproducing properties,” inToward Evolvable Hardware, E. Sanchez and M. Tomassini,Eds.Amsterdam: Springer, 1996. P. Marwedel and G. Goossens, Eds.,Code Generators forEmbedded Processors.Amsterdam: Kluwer, 1995. P. Marwedel, “Tree-based mapping of algorithms to predefinedstructures,” inProc. ICCAD, 1993, pp. 586–593. L. Maliniak, “Logic emulator meets the demands of CPUdesigners,”Electron. Design, Apr. 1993. A. Mok, P. Amerasinghe, M. Chen, and K. Tantisirivat, “Eval-uating tight execution bounds of programs by annotations,” inProc. 6th IEEE Workshop on Real-Time Operating Syst. andSoftware, May 1989, pp. 272–279. S. Narayan, F. Vahid, and D. Gajski, “Translating systemspecifications to VHDL,” inProc. EDAC, 1991, pp. 390–394. R. Niemann and P. Marwedel, “Hardware/software partition-ing using integer programming,” inProc. EDTC, 1996, pp.473–479. S. Note, F. Chattoor, G. Goossens, and H. De Man, “Combinedhardware selection and pipelining in high-level performancedata-path design,”IEEE Trans. CAD/ICAS, pp. 413–423, Apr.1992. K. Olukotun, R. Helahel, J. Levitt, and R. Ramirez, “A soft-ware/hardware co-synthesis approach to digital system simula-tion,”IEEE Micro., vol. 14, no. 4, pp. 48–58, Aug. 1994. C.-Y. Park, “Predicting program execution times by analyzingstatic and dynamic program paths,”J. Real-Time Syst., vol. 5,pp. 31–62, Mar. 1993. P. Paulin, G. Goossens, C. Liem, M. Cornero, and F. Nacabal,“Embedded software in real-time signal processing systems:Applications and architecture trends,”Proc. IEEE, this issue,pp. 419–435.