M c 1 c 2 q d m 1 m 3 m 4 m 2 m 6 m 8 m 7 m 5 master

This preview shows page 58 - 76 out of 76 pages.

M C 1 C 2 Q D M 1 M 3 M 4 M 2 M 6 M 8 M 7 M 5 Master Slave !clk clk master transparent slave hold master hold slave transparent on on off off on on off off A clock-skew insensitive FF sequentional logic /76
Image of page 58

Subscribe to view the full document.

Digital IC C 2 MOS FF 0-0 Overlap Case 0 0 Q M C 1 C 2 Q D M 1 M 4 M 2 M 6 M 8 M 5 !clk clk If clock fall slope is too slow sequentional logic /76 Clock-skew insensitive ON OFF
Image of page 59
Digital IC C 2 MOS FF 0-0 Overlap Case 0 0 Q M C 1 C 2 Q D M 1 M 4 M 2 M 6 M 8 M 5 !clk clk Setup sequentional logic /76 ON OFF
Image of page 60

Subscribe to view the full document.

Digital IC C 2 MOS FF 1-1 Overlap Case 1 1 Q M C 1 C 2 Q D M 1 M 2 M 6 M 5 M 3 M 7 !clk clk sequentional logic /76 ON OFF
Image of page 61
Digital IC C 2 MOS FF 1-1 Overlap Case 1 1 Q M C 1 C 2 Q D M 1 M 2 M 6 M 5 !clk clk M 3 M 7 1-1 overlap constraint t overlap1-1 < t hold sequentional logic /76 ON OFF
Image of page 62

Subscribe to view the full document.

Digital IC Pipelining using C 2 MOS clk !clk !clk clk C 1 C 2 Out F In G clk !clk C 3 aka NORA (NO RAce) Logic What are the constraints on F and G? sequentional logic /76
Image of page 63
Digital IC Only Non-Inverting Logic Allowed clk !clk !clk clk In = 1 (off) The number of static inversions should be even (off) on on sequentional logic /76
Image of page 64

Subscribe to view the full document.

Digital IC Fix 3: True Single Phase Clocked (TSPC) Latches clk clk In Q Positive Latch Negative Latch transparent when clk = 1 hold when clk = 0 clk clk In Q hold when clk = 1 transparent when clk = 0 sequentional logic /76
Image of page 65
Digital IC Embedding Logic in TSPC Latch clk clk In Q
Image of page 66

Subscribe to view the full document.

Digital IC TSPC ET FF clk clk clk D Master Slave clk clk Q Q M sequentional logic /76
Image of page 67
Digital IC TSPC ET FF clk master hold slave transparent clk clk D Master Slave clk clk Q Q M master transparent slave hold on on off off on on off off sequentional logic /76
Image of page 68

Subscribe to view the full document.

Digital IC Simplified TSPC ET FF clk D clk Q clk clk X Q M M 1 M 2 M 3 M 6 M 5 M 4 M 7 M 8 M 9 clk sequentional logic /76
Image of page 69
Digital IC Simplified TSPC ET FF clk master hold slave transparent master transparent slave hold on on off off 1 !D on off on off D D clk D clk Q clk clk X Q M M 1 M 2 M 3 M 6 M 5 M 4 M 7 M 8 M 9 sequentional logic /76
Image of page 70

Subscribe to view the full document.

Digital IC Sizing Issues in Simplified TSPC ET FF 0 1 2 3 0 0.2 0.4 0.6 0.8 1 Time (nsec) Volts clk !Q orig Q orig !Q mod Q mod Transistor sizing Original width M 4 , M 5 = 0.5 μ m M 7 , M 8 = 2 μ m Modified width M 4 , M 5 = 1 μ m M 7 , M 8 = 1 μ m
Image of page 71
Digital IC Split-Output TSPC Latches clk In Q Positive Latch Negative Latch transparent when clk = 1 hold when clk = 0 clk In Q hold when clk = 1 transparent when clk = 0 A A When In = 0, A = V DD - V Tn When In = 1, A = | V Tp | 1 0 0 1 sequentional logic /76
Image of page 72

Subscribe to view the full document.

Digital IC Split-Output TSPC ET FF clk D Q clk clk Q M sequentional logic /76
Image of page 73
Digital IC Flipflop Comparison Chart Name Type #clk ld #tr t su t hold T c-q Mux Static 8 (clk-!clk) 20 3t pinv +t ptx 0 t pinv +t ptx PowerPC Static 8 (clk-!clk) 16 2-phase Ps-Static 8 (clk1-clk2) 16 T-gate Dynamic 4 (clk-!clk) 8 t ptx t o1-1 2t pinv +t ptx C 2 MOS Dynamic 4 (clk-!clk) 8 TSPC Dynamic 4 (clk) 11 t pinv t pinv 3t pinv S-O TSPC Dynamic 2 (clk) 10 AMD K6 Dynamic 5 (clk) 19 SA 100 SenseAmp 3 (clk) 20
Image of page 74

Subscribe to view the full document.

Digital IC homework For each of the following sequencing styles, determine the maximum logic propagation delay available within a 500ps clock cycle. Assume there is
Image of page 75
Image of page 76
You've reached the end of this preview.
  • Spring '10
  • FuYuzhuo
  • Logic gate, CLK, Flip-flop, sequentional logic

{[ snackBarMessage ]}

What students are saying

  • Left Quote Icon

    As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

    Student Picture

    Kiran Temple University Fox School of Business ‘17, Course Hero Intern

  • Left Quote Icon

    I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

    Student Picture

    Dana University of Pennsylvania ‘17, Course Hero Intern

  • Left Quote Icon

    The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

    Student Picture

    Jill Tulane University ‘16, Course Hero Intern