Question 1 how much storage capacity does each stage

This preview shows page 1 - 4 out of 5 pages.

Question 1How much storage capacity does each stage in a shift register represent?One bitCorrect!Correct!Two bitsFour bits (one nibble)Eight bits (one byte)
1 / 1 ptsQuestion 2With a 200 kHz clock frequency, eight bits can be serially entered into a shiftregister in ________.Correct!Correct!
400 us40 ms1 / 1 ptsQuestion 3An 8-bit serial in/serial out shift register is used with a clock frequency of 2MHz to achieve a time delay (td) of ________.Correct!Correct!
2 us1 / 1 ptsQuestion 4On the fifth clock pulse, a 4-bit Johnson sequence is Q0 = 0, Q1 = 1, Q2 = 1,and Q3 = 1. On the sixth clock pulse, the sequence is ________.
Q0 = 1, Q1 = 0, Q2 = 0, Q3 = 0Q0 = 1, Q1 = 1, Q2 = 1, Q3 = 0Q0 = 0, Q1 = 0, Q2 = 1, Q3 = 1Correct!Correct!
1 / 1 ptsQuestion 5A 74HC195 4-bit parallel access shift register can be used for ________.serial in/serial out operationserial in/parallel out operationparallel in/serial out operationall of the aboveCorrect!Correct!
1 / 1 pts

Upload your study docs or become a

Course Hero member to access this document

Upload your study docs or become a

Course Hero member to access this document

End of preview. Want to read all 5 pages?

Upload your study docs or become a

Course Hero member to access this document

Term
Spring
Professor
D'Souza
Tags
Hertz, Clock rate, Clock signal, Central processing unit

  • Left Quote Icon

    Student Picture

  • Left Quote Icon

    Student Picture

  • Left Quote Icon

    Student Picture