Technology which has been utilized to allow zero wait

This preview shows page 1 - 2 out of 3 pages.

technology which has been utilized to allow zero wait-state access for consecutive burst read cycles.The purpose of cache is to store in our case information closer to the CPU for faster access. If not for cache the CPU would have to go on a search to find the data it required at the time.Determine which type of cache memory is the most efficient, and provide one (1) example that depicts the manner in which the use ofone (1) type of cache memory makes your computer processing more efficient than another.Both L1 and L2 are cache memories, however they have their key differences. L1 and L2 are the first and second cache in the hierarchy of cache levels. L1 has a reduced memory size than L2. Also, L1 can be read faster than L2. L2 is read only if the requested data is not found in L1. L1 is typically in-built to the chip, while L2 is soldered on the motherboard very close to the chip. Consequently, L1 has a very little delay compared to L2. Because L1 is executed using SRAM and L2 is executed using DRAM, L1 does not require refreshing, while L2 needs to be refreshed. If the caches are strictly inclusive, all data in L1 can be found in L2 as well. However, if the caches are exclusive, same data will not be available in both L1 and L2.

  • Left Quote Icon

    Student Picture

  • Left Quote Icon

    Student Picture

  • Left Quote Icon

    Student Picture