Sdio card may be used on multiple different host

Info iconThis preview shows pages 25–29. Sign up to view the full content.

View Full Document Right Arrow Icon
SDIO card may be used on multiple different host platforms, several different versions of the code may be needed for each function. One option is to store these programs in a standard SD Memory section of a combo card. Alternately, a standard access means to load the code is contained in the optional Code Storage Area (CSA). The CSA is a separate 16MB memory area that is accessed using the CSA address pointer and the CSA window register contained in the FBR registers. Note that each function may have it’s own CSA to support it. The CSA data can be read only or R/W. The actual storage method for the CSA is not a part of this specification and left to the implementers.
Background image of page 25

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
SUSHMA RAWAL 26 SD I/O Interrupts In order to allow the SDIO card to interrupt the host, an interrupt function is added to a pin on the SD interface. Pin number 8, which is used as DAT[1] when operating in the 4-bit SD mode, is used to signal the card’s interrupt to the host. The use of interrupt is optional for each card or function within a card. The SDIO interrupt is “level sensitive”, that is, the interrupt line shall be held active (low) until it is either recognized and acted upon by the host or de-asserted due to the end of the Interrupt Period (see 8.1.2).
Background image of page 26
SUSHMA RAWAL 27 SD I/O Interrupts Since the SDIO card uses level sensitive interrupts, the host shall clear pending interrupts with an I/O read or write to some function unique area.
Background image of page 27

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
SUSHMA RAWAL 28 SPI and SD 1-bit Mode Interrupts In the SPI and 1-bit SD mode, Pin 8 is dedicated to the interrupt function. Thus, in the SPI and SD 1-bit modes there are no timing constraints on interrupts. A card in the SPI or 1-bit SD mode signals an interrupt to the host at any time by asserting pin 8 low. The host detects this pending interrupt using a level sensitive input. The host is responsible for clearing the interrupt.
Background image of page 28
SUSHMA RAWAL 29 SD 4-bit mode Interrupts Since Pin 8 is shared between the IRQ and DAT[1] use in the 4-bit SD mode, an interrupt shall only be sent by the card and recognized by the host during a specific time. The time that a low on Pin 8 shall be recognized as an interrupt is defined as the Interrupt Period. An SDIO host shall only sample the level on Pin 8 (DAT[1]/IRQ) into the interrupt detector during the Interrupt Period. At all other times, the host interrupt controller shall ignore the level on Pin 8. The Interrupt Period is applicable for both memory and I/O operations. The definition of the Interrupt Period is different for operations with single block and multiple block data transfer.
Background image of page 29
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page25 / 29

SDIO card may be used on multiple different host platforms...

This preview shows document pages 25 - 29. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online