EEE6323S12-HLec04-DCTransient-4spp

3 input nand caps annotate the 3 input nand gate with

Info iconThis preview shows pages 5–7. Sign up to view the full content.

View Full Document Right Arrow Icon
3-input NAND Caps Annotate the 3-input NAND gate with gate and diffusion capacitance. 2 2 2 3 3 3 3C 3C 3C 3C 2C 2C 2C 2C 2C 2C 3C 3C 3C 2C 2C 2C Elmore Delay ON transistors look like resistors Pullup or pulldown network modeled as RC ladder Elmore delay of RC ladder R 1 R 2 R 3 R N C 1 C 2 C 3 C N
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
6 Example: 2-input NAND Estimate rising and falling propagation delays of a 2- input NAND driving h identical gates. h copies 2 2 2 2 B A x Y Example: 2-input NAND Estimate rising and falling propagation delays of a 2- input NAND driving h identical gates. h copies 2 2 2 2 B A x Y Delay Components Delay has two parts Parasitic delay Effort delay Contamination Delay Best-case (contamination) delay can be substantially less than propagation delay. Ex: If both inputs fall simultaneously 6C 2C 2 2 2 2 4hC B A x Y
Background image of page 6
7 Pin Reordering A and B transition High – If A arrives earlier than B 6C 2C 2 2 2 2 4hC B A x Y Diffusion Capacitance We assumed contacted diffusion on every s / d. Good layout minimizes diffusion area Ex: NAND3 layout shares one diffusion contact 3C 2C 2C 3C 3C Isolated Contacted Diffusion Merged Uncontacted Diffusion Shared Contacted Diffusion 3 3 3 2 2 2 A V DD GND B Y A V DD GND B Y Which Layout is better?
Background image of page 7
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page5 / 7

3 input NAND Caps Annotate the 3 input NAND gate with gate...

This preview shows document pages 5 - 7. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online