EE 140
ANALOG INTEGRATED CIRCUITS
SPRING 2012
C. Nguyen
PROBLEM SET #3
Issued: Tuesday, Feb. 7, 2012
Due: Tuesday, Feb.14, 2012, 6:00 p.m. in the EE 140 homework box in 240 Cory
1. Estimate the fL and fH of a multistage amplifier shown in Fig. PS3.3.
The
EE 140
Input Offset Voltage
CTN
1
EE 140
VOS of a Mismatched SCP
CTN
2
EE 140
VOS of a Mismatched SCP
CTN
3
EE 140
VOS of a Mismatched ECP
CTN
4
EE 140
VOS of a Mismatched ECP
CTN
5
EE 140
IOS of a Mismatched ECP
CTN
6
EE 140
Diff. Pair w/ I-Mirror Load V
EE 140: Analog Integrated Circuits
Lecture 15w: Finite Gain-BW
EE 140
Input Offset Voltage
Copyright 2012 Regents of the University of California
CTN 3/6/12
CTN
1
EE 140: Analog Integrated Circuits
Lecture 15w: Finite Gain-BW
EE 140
VOS of a Mismatched SC
EE 140
BJT Modeling
CTN
1
EE 140
BJT Forward-Active
CTN
2
EE 140
BJT Forward-Active
CTN
3
EE 140
Forward-Active LS Models
CTN
4
EE 140
BJT Saturation LS Models
CTN
5
EE 140
BJT Early Effect
CTN
6
EE 140
BJT Small-Signal Model
CTN
7
EE 140
BJT SS Model
CTN