Part VI
Input/Output and Interfacing
Mar. 2007
Computer Architecture, Input/Output and Interfacing
Slide 1
About This Presentation
This presentation is intended to support the use of the textbook
Computer Architecture: From Microprocessors to Supercompute
MIPS-Lite Multicycle
Control
COE608: Computer Organization
and Architecture
Dr. Gul N. Khan
http:/www.ee.ryerson.ca/~gnkhan
Electrical and Computer Engineering
Ryerson University
Overview
Introduction
MIPS Multicycle Datapath
Multicycle Control
Microp
MIPS-Lite Single-Cycle
Control
COE608: Computer Organization
and Architecture
Dr. Gul N. Khan
http:/www.ee.ryerson.ca/~gnkhan
Electrical and Computer Engineering
Ryerson University
Overview
Single cycle Data path Review
Data path Analysis for different in
Processors II
Lecture 17
Datapath with Next Address
Logic
Next Address Logic
32
jr instruction
26
j instruction
32
Register File
Rs
5
1
Rd In
32
ALU Out
ALU
Rd
Immediate
12
0
5
32
Rt
5
Rt Out
Data Out
Address
PC
Instruction Cache
Rs Out
30
32
0
1
16
32
SE
First Name:
Student #:
Last Name:
Midterm Exam
ENSC 250
(1124)
Enter your answers on these sheets.
Show ALL tables, calculations etc which support your answers.
time points
(1)
Adder
(2)
Simulation
(3)
Time permitted:
110 minutes
FSM
(4)
Carry-Select
(5)
First Name:
Student #:
Last Name:
Midterm Exam
ENSC 250
(1134)
Enter your answers on these sheets.
Show ALL tables, calculations etc which support your answers.
time points
(1)
FSM block
(2)
Gate Delay
(3)
Time permitted:
110 minutes
Pulse
(4)
Square
(5)
First Name:
Student #:
Last Name:
Midterm Exam
ENSC 250
(1114)
Enter your answers on these sheets.
Show ALL tables, calculations etc which support your answers.
time points
(1)
VHDL
(2)
Time permitted:
90 minutes
FSM
(3)
CS Adder
(4)
Moebius
(5)
State Dia
First Name:
Student #:
Last Name:
Midterm Exam
ENSC 250
2010
Enter your answers on these sheets.
Show ALL tables, calculations etc which support your answers.
time points
(1)
VHDL
(2)
Time permitted:
55 minutes
FSM
(3)
CSA Tree
(4)
Adder
(5a)
Rotate
(5b)
Processors I
Lecture 16
Comparison Instructions
slt
slti
R
31
$s1,$s2,$s3 # if ($s2)<($s3), set $s1 to 1
# else set $s1 to 0;
# often followed by beq/bne
$s1,$s2,61 # if ($s2)<61, set $s1 to 1
# else set $s1 to 0
op
25
20
rt
15
rd
10
sh
5
fn
0
0 0 0 0 0 0
MIPS-Lite CPU Microprogrambased Control
COE608: Computer Organization
and Architecture
Dr. Gul N. Khan
http:/www.ee.ryerson.ca/~gnkhan
Electrical and Computer Engineering
Ryerson University
Overview
Introduction
MIPS Multicycle Datapath
Multicycle Cont
First Name:
Student #:
Last Name:
Midterm Exam
ENSC 250
2009
Enter your answers on these sheets.
Show ALL tables, calculations etc which support your answers.
time points
(1)
VHDL
(2)
Time permitted:
55 minutes
FSM
(3)
Tree Adder
(4)
Datapath
(5)
ASM Char
MIPS-Lite Processor
Datapath Design
COE608: Computer Organization and
Architecture
Dr. Gul N. Khan
http:/www.ee.ryerson.ca/~gnkhan
Electrical and Computer Engineering
Ryerson University
Overview
Design a processor: step-by-step
Requirements of the Instruc
Enhancing Performance
by Pipelining
COE608: Computer Organization
and Architecture
Dr. Gul N. Khan
http:/www.ee.ryerson.ca/~gnkhan
Electrical and Computer Engineering
Ryerson University
Overview
Introduction to Pipelining
Laundry Example
Pipelining and
Introduction to Simulation of
VHDL Designs Using ModelSim
Graphical Waveform Editor
1
Introduction
This tutorial provides an introduction to simulation of logic circuits using the Graphical Waveform Editor in the
ModelSim Simulator. It shows how the simul
Part VII
Advanced Architectures
Mar. 2007
Computer Architecture, Advanced Architectures
Slide 1
About This Presentation
This presentation is intended to support the use of the textbook
Computer Architecture: From Microprocessors to Supercomputers,
Oxford
Part V
Memory System Design
Mar. 2007
Computer Architecture, Memory System Design
Slide 1
About This Presentation
This presentation is intended to support the use of the textbook Computer Architecture: From Microprocessors to Supercomputers, Oxford Univer
VHDL for COE-608
Overview
Objective
Quick introduction to VHDL
basic language concepts
basic design methodology
Use VHDL Tutorial available on the course
website:
/home/courses/coe608/vhdl_tutorial.ps
self-learning for more depth
reference for proje
Part III
The Arithmetic/Logic Unit
Jan. 2007
Computer Architecture, The Arithmetic/Logic Unit
Slide 1
About This Presentation
This presentation is intended to support the use of the textbook Computer Architecture: From Microprocessors to Supercomputers, O
Part I
Background and Motivation
Jan. 2007
Computer Architecture, Background and Motivation
Slide 1
About This Presentation
This presentation is intended to support the use of the textbook
Computer Architecture: From Microprocessors to Supercomputers,
Oxf
174
Chapter 9 / Number Representation
PROBLEMS
9.1 Fixed-radix positional number systems
version of this representation was discussed in
Example 9.3.
For each of the following conventional radix-r
number systems, using the digit values 0 through
r-
I , de
Register Transfer and
Datapath Structures
COE608: Computer Organization and
Architecture
Dr. Gul N. Khan
http:/www.ee.ryerson.ca/~gnkhan
Electrical and Computer Engineering
Ryerson University
Overview
Introduction to Register Transfer
Design of Datapaths
Problem Set 1
due Friday May 23rd 2014 11:59 pm
Please Submit Solutions to the following question from the textbook.
Give a reasonably detailed explanations with each solution.
Please attach the Cover Sheet included in this file to your paper.
Please note
Problem Set 2
due Friday June 27th 2014 at 11:59 pm
Please Submit Solutions to the following question from the textbook.
Give a reasonably detailed explanations with each solution.
Please attach the Cover Sheet included in this file to your paper.
Please
Problems
17
PROBLEMS
1.1 Universal logic elements
The three logic elements AND, OR, and NOT form
b. Redo the design using a 4-to-16 decoder and 7 OR
universal set because any logic function can be
irnplemented by means of these elements, requiring
nothing
Processors III
Lecture 18
Changes in the Datapath
26
/
Inst Reg
jta
Address
PC
0
1
Data Reg
PCWrite
rs
MemWrite
MemRead
Tuesday, July 22,
op
IRWrite
fn
ALUZero
x Mux
ALUOvfl
0
Zero
z Reg
1
Ovfl
(rs)
Reg
file
(rt)
imm 16
/
32 y Reg
SE /
RegInSrc
RegDst
Reg
Instruction Set Architecture
Lecture 15
Basic Computer Architecture
Address Bus
Processor
Memory Unit
Data Bus
Input/Output
Devices
The processor evolved from our Algorithm Calculation Circuit. The Operands must
come from somewhere. The results must go so
Algorithmic Computation II
Lecture 14
Describing State Machines with
We need to design a FSM from the flowchart. To simplify the process we will first
define a modified method of drawingCharts called ASM Charts.
ASM state diagrams
indirect, hard
Algorithm
VHDL Modeling II
Lecture 04
D-type Latch
entity example2 is
Port (
D, C
: in STD_LOGIC;
Q, Qbar : out STD_LOGIC);
end entity example2;
architecture dataflow of example2 is
signal fb : std_logic;
begin
fb <= fb when ( C = '0' ) else
D when ( C = 1);
Q <= f
VHDL Modeling I
Lecture 03
Conditional of signal assignment, Conditional and Selected.
Signal Assignment
There are TWO more forms
label identifier
:
postponed
guarded
target
Conditional:
delay_mechanism
<=
when
boolean expression
when
waveform
boolean exp
Introduction to VHDL
Lecture 02
Programmable Implementation Technologies
Programmable Logic Devices (PLDs) present the designer with a significantly
cheaper solution. The IC manufacturer patterns an array of standard logic
functions and also patterns a ma